Web Analytics
Part Datasheet Search > Flip Flops > 74HC112 Datasheet PDF
Images are for reference

74HC112 Datasheet PDF

Part Series:
74HC112 Series
Category:
Flip Flops
Description:
Flip Flop JK-Type Neg-Edge 2Element 16Pin TSSOP T/R
Updated Time: 2023/01/13 01:53:58 (UTC + 8)

74HC112 Datasheet PDF Flip Flops

20 Pages
Nexperia
IC JK TYPE NEG TRG DUAL 16TSSOP
20 Pages
NXP
FLIP-FLOP, JK-TYPE, 66MHz, SOIC-16,
20 Pages
NXP
Flip Flop JK-Type Neg-Edge 2Element 16Pin SO T/R
20 Pages
Nexperia
IC JK TYPE NEG TRG DUAL 16SOIC
20 Pages
NXP
74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger DIP 16Pin
20 Pages
NXP
Flip Flop JK-Type Neg-Edge 2Element 16Pin TSSOP Tube
20 Pages
NXP
Flip Flop JK-Type Neg-Edge 2Element 16Pin SSOP Bulk
20 Pages
Nexperia
IC JK TYPE NEG TRG DUAL 16SSOP
20 Pages
Nexperia
IC JK TYPE NEG TRG DUAL 16SSOP
20 Pages
NXP
Flip Flop JK-Type Neg-Edge 2Element 16Pin SSOP T/R
19 Pages
Nexperia
Flip Flop JK-Type Neg-Edge 2Element 16Pin SO
18 Pages
TI
Flip Flop JK-Type Neg-Edge 2Element 16Pin PDIP Tube
15 Pages
Philips
Dual JK flip-flop with set and reset negative-edge trigger
15 Pages
NXP
Flip Flop JK-Type Neg-Edge 2Element 16Pin SOIC Flip Flop JK-Type Neg-Edge 2Element 16Pin SOIC Flip Flop JK-Type N...
15 Pages
Philips
Dual JK flip-flop with set and reset; negative-edge trigger
15 Pages
NXP
IC: digital; JK flip-flop; Inputs:2; SMD; SO16; Series: HC

74HC112PW,118 - NXP Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Frequency
66 MHz
Number of Pins
16 Pin
Supply Voltage (DC)
2.00V (min)
Case/Package
TSSOP-16
show more

74HC112PW,118 - NXP Function Overview

The 74HC112PW is a negative-edge trigger dual JK Flip-flop with set and reset. This high-speed Si-gate CMOS device is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A. This dual negative-edge triggered JK-type flip-flops featuring individual nJ, nK, clock (nCP\\), set (nSD\\) and reset (nRD\\) inputs. The set and reset inputs, when low, set or reset the outputs as shown in the function table regardless of the levels at the other inputs. A HIGH level at the clock (nCP) input enables the nJ and nK inputs and data will be accepted. The nJ and nK inputs control the state changes of the flip-flops as shown in the function table. The nJ and nK inputs must be stable one set-up time prior to the high-to-low clock transition for predictable operation. Output state changes are initiated by the high-to-low transition of nCP. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
Asynchronous set and reset
Standard output capability
ICC Category
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts