Web Analytics
Part Datasheet Search > - > 74HC123 Datasheet PDF
Images are for reference

74HC123 Datasheet PDF

Part Series:
74HC123 Series
Category:
-
Description:
IC MULTIVIBRATR DUAL MONO 16SOIC
Updated Time: 2023/01/13 01:28:56 (UTC + 8)

74HC123 Datasheet PDF -

25 Pages
NXP
NXP 74HC123D,653 Monostable Multivibrator, 74HC123, 24ns, 5.2mA, 2V to 6V, SOIC-16
25 Pages
Nexperia
IC DUAL RETRIG MULTIVIB 16-TSSOP
25 Pages
Toshiba
Monostable Multivibrator Dual -40℃ 85℃ 16Pin SOIC
25 Pages
Nexperia
IC MULTIVIBRATR DUAL MONO 16SOIC
25 Pages
Nexperia
IC DUAL RETRIG MULTIVIB 16-TSSOP
25 Pages
Nexperia
IC DUAL RETRIG MULTIVIB 16-SSOP
25 Pages
NXP
Monostable Multivibrator Dual 16Pin PDIP Bulk
25 Pages
NXP
NXP 74HC123PW-Q100,118 Monostable Multivibrator, 74HC123, 25mA, 2V to 6V, TSSOP-16
25 Pages
NXP
IC MULTIVIBRATOR DL MONO 16HVQFN
25 Pages
NXP
Monostable Multivibrator Dual 16Pin TSSOP Tube
25 Pages
NXP
NXP 74HC123N IC, 74HC CMOS, 74HC123, DIP16, 5V
25 Pages
Nexperia
IC MULTIVIBRATOR DL MONO 16HVQFN
25 Pages
NXP
Logic IC - Multivibrator NXP Semiconductors 74HC123PW, 112 Monostable 65ns TSSOP 16
25 Pages
Nexperia
Monostable Multivibrator Dual -40℃ 125℃ 16Pin SO
25 Pages
Nexperia
IC DUAL RETRIG MULTIVIB 16-SSOP
24 Pages
Nexperia
IC MULTIVIBRATOR MONO 16DHVQFN

74HC123D,653 - Nexperia Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
16 Pin
Case/Package
SOIC-16
Output Current
5.2 mA
Number of Positions
16 Position
show more

74HC123D,653 - Nexperia Function Overview

The 74HC123D is a dual retriggerable Monostable Multivibrator with a reset. It is pin compatible with low-power Schottky TTL (LSTTL). It comes with an output pulse width control. The Schmitt-trigger action in the nA and nB inputs, makes the circuit highly tolerant to slower input rise and fall times. The output pulse is controlled by three methods, first - the basic pulse is programmed by selection of an external resistor (REXT) and capacitor (CEXT). Second - Once triggered, the basic output pulse width may be extended by retriggering the gated active low-going edge input (nA\\) or the active high-going edge input (nB). By repeating this process, the output pulse period (nQ = high, nQ\ = low) can be made as long as desired. Alternatively an output delay can be terminated at any time by a low-going edge on input nRD\, which also inhibits the triggering. Third - an internal connection from nRD to the input gates makes it possible to trigger.
DC triggered from active high or active low inputs
Retriggerable for very long pulses up to 100% duty factor
Direct reset terminates output pulse
Schmitt-trigger action on all inputs except for the reset input
Complies with JEDEC standard No. 7A
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts