Web Analytics
Part Datasheet Search > Logic ICs > 74HC299 Datasheet PDF
Images are for reference

74HC299 Datasheet PDF

Part Series:
74HC299 Series
Category:
Logic ICs
Description:
IC UNIV SHIFT REGISTER 20SOIC
Updated Time: 2023/01/13 02:21:53 (UTC + 8)

74HC299 Datasheet PDF Logic ICs

25 Pages
NXP
74HC(T)299 - 8Bit universal shift register; 3-state DIP 20Pin
25 Pages
Nexperia
IC UNIV SHIFT REGISTER 20SOIC
25 Pages
Nexperia
IC UNIV SHIFT REGISTER 20SSOP
25 Pages
Nexperia
IC UNIV SHIFT REGISTER 20TSSOP
25 Pages
Nexperia
IC UNIV SHIFT REGISTER 20TSSOP
24 Pages
NXP
Shift Register Single 8Bit Serial/Parallel to Serial/Parallel 20Pin TSSOP Bulk
24 Pages
NXP
Shift Register Single 8Bit Serial/Parallel to Serial/Parallel 20Pin TSSOP T/R
24 Pages
Philips
74HC/HCT299; 8Bit universal shift register; 3-state
24 Pages
NXP
IC HC/UH SERIES, 8Bit BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO20, 7.5MM, MINI, PLASTIC, MS-013, SOT163-1, SOP-20, Shift Register
24 Pages
NXP
Shift Register Single 8Bit Serial/Parallel to Serial/Parallel 20Pin SO Bulk
24 Pages
NXP
Shift Register Single 8Bit Serial/Parallel to Serial/Parallel 20Pin PDIP
24 Pages
NXP
Shift Register Single 8Bit Serial/Parallel to Serial/Parallel 20Pin SSOP T/R
24 Pages
NXP
8Bit universal shift register; 3-state

74HC299D,653 - Nexperia Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
20 Pin
Case/Package
SOIC-20
Number of Outputs
10 Output
Number of Circuits
8 Bit Circuit
show more

74HC299D,653 - Nexperia Function Overview

The 74HC299D is a 8-bit Universal Shift Register with 3-state outputs. It contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift-right, shift-left, parallel load and hold operations. The type of operation is determined by the mode select inputs S0 and S1. Pins I/O0 to I/O7 are flip-flop 3-state buffer outputs which allow them to operate as data inputs in parallel load mode. The serial outputs Q0 and Q7 are used for expansion in serial shifting of longer words. A low signal on the asynchronous master reset input MR\ overrides the Sn and clock CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock pulse. Inputs can change when the clock is either state, provided that the recommended set-up and hold times are observed. A high signal on the 3-state output enable inputs OE1\ or OE2\ disables the 3-state buffers and the I/on outputs assume a high-impedance OFF-state.
Multiplexed inputs/outputs provide improved bit density
Operates with output enable or at high-impedance OFF-state (Z)
Cascadable for n-bit word lengths
CMOS Input level
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts