Web Analytics
Part Datasheet Search > - > 74HC390 Datasheet PDF
Images are for reference

74HC390 Datasheet PDF

Part Series:
74HC390 Series
Category:
-
Description:
IC DUAL DECADE RIPP COUNT 16SOIC
Updated Time: 2023/01/13 01:40:22 (UTC + 8)

74HC390 Datasheet PDF -

18 Pages
Nexperia
IC DUAL DEC RIPPLE COUNT 16SOIC
18 Pages
NXP
74HC Series 6V Surface Mount Dual Decade Ripple Counter - SOIC-16
18 Pages
NXP
74HC(T)390 - Dual decade ripple counter DIP 16Pin
18 Pages
Nexperia
IC DUAL DECADE RIPP COUNT 16SOIC
18 Pages
NXP
NXP 74HC390D Decade Counter, HC Family, 71MHz, 2 Gate, 2V to 6V, SOIC-16
18 Pages
NXP
Counter/Divider Dual 4Bit Decade UP 16Pin SSOP T/R
18 Pages
NXP
Counter/Divider Dual 4Bit Decade UP 16Pin TSSOP T/R
18 Pages
NXP
Counter/Divider Dual 4Bit Decade UP 16Pin TSSOP Tube
11 Pages
Philips
74HC/HCT390; Dual decade ripple counter
11 Pages
Nexperia
Counter/Divider Dual 4Bit Decade UP 16Pin SSOP
8 Pages
NXP
NXP 74HC390N IC, 74HC CMOS, 74HC390, DIP16, 5V
7 Pages
Nexperia
IC DUAL DEC RIPPLE COUNT 16TSSOP
7 Pages
Nexperia
IC DUAL DEC RIPPLE COUNT 16TSSOP
7 Pages
Philips
Counter/Divider Dual 4Bit Decade UP 16Pin PDIP Bulk
7 Pages
TI
IC COUNTER RIPPLE DUAL 16DIP
7 Pages
NXP
Counter/Divider Dual 4Bit Decade UP 16Pin TSSOP

74HC390D,652 - Nexperia Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
16 Pin
Case/Package
SOIC-16
Number of Outputs
4 Output
Number of Positions
16 Position
show more

74HC390D,652 - Nexperia Function Overview

The 74HC390D is a dual Decade Ripple Counter pin compatible with low power Schottky TTL (LSTTL). This dual 4-bit decade ripple counter divided into four separately clocked sections. The counter has two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset input (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8-bit of the counter, a number of counting configurations are possible within one package. Each section is triggered by the high-to-low transition of the clock inputs (nCP0\ and nCP1\\). For BCD decade operation, the nQ0 output is connected to the nCP1\ input of, the divide-by-5 section. For bi-quinary decade operation, the nQ3 output is connected to the nCP0\ input and nQ0 becomes the decade output.
Two master reset inputs to clear each decade counter individually
Standard output capability
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts