AD9512BCPZ Datasheet PDF - ADI

●The AD9512BCPZ is a 5-output Clock Distribution IC provides multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are five independent clock outputs. Three outputs are LVPECL (1.2GHz) and two are selectable as either LVDS (800MHz) or CMOS (250MHz) levels. Each output has a programmable divider that may be bypassed or set to divide by any integer up to 32. The phase of one clock output relative to another clock output may be varied by means of a divider phase select function that serves as a coarse timing adjustment. One of the LVDS/CMOS outputs features a programmable delay element with a range of up to 10ns of delay. This fine tuning delay block has 5-bit resolution, giving 32 possible delays from which to choose.

● Phase select for output-to-output coarse delay adjust

● Serial control port

● Two 1.6GHz, differential clock inputs

● 5 Programmable dividers, 1 to 32, all integers

● 3 Independent 1.2GHz LVPECL outputs

● Fine delay adjust on 1 LVDS/CMOS output

●ESD sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection.