HEF4521BP Datasheet PDF - NXP

●The HEF4521BP is a 24-stage Frequency Divider and Oscillator consists of an overriding asynchronous master reset input (MR) and an input circuit that allows three modes of operation. The single inverting stage (A2 to Y2) functions as: a crystal oscillator, an input buffer for an external oscillator or in combination with A1 as an RC oscillator. The crystal oscillator operates in low-power mode when pins VSS1 and VDD1 are supplied via external resistors. Each flip-flop divides the frequency of the previous flip-flop by two, consequently the HEF4521B counts up to 224 = 16777216. The counting advances on the high-to-low transition of the clock (A2). The outputs from each of the last seven stages (218 to 224) are available for additional flexibility. It operates over a recommended VDD power supply range of 3 to 15V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS or another input.

● Low power crystal oscillator operation

● Fully static operation

● Standardized symmetrical output characteristics

● Complies with JEDEC standard JESD 13-B