SN74LV126APW Datasheet PDF - TI

●description/ordering information

●These quadruple bus buffer gates are designed for 2-V to 5.5-V VCC operation. The ’LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

●2-V to 5.5-V VCC Operation

●Max tpd of 6.5 ns at 5 V

●Typical VOLP(Output Ground Bounce)

●<0.8 V at VCC = 3.3 V, TA= 25°C

●Typical VOHV(Output VOHUndershoot)

●>2.3 V at VCC = 3.3 V, TA= 25°C

●Support Mixed-Mode Voltage Operation on All Ports

●Latch-Up Performance Exceeds 250 mA Per JESD 17

●ESD Protection Exceeds JESD 22

●− 2000-V Human-Body Model (A114-A)

●− 200-V Machine Model (A115-A)

●− 1000-V Charged-Device Model (C101)