SN74S138AN Datasheet PDF - TI

●The SN74S138AN is a 3-to-8 Decoder/Demultiplexer designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, it can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible. The SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter.

● Designed specifically for high-speed

● Memory decoders

● Data transmission systems

● 3 Enable inputs to simplify cascading and/or data reception

● Schottky-clamped for high performance