Web Analytics
Part Datasheet Search > CPLDs > LCMXO2 Datasheet PDF
Images are for reference

LCMXO2 Datasheet PDF

Part Series:
LCMXO2 Series
Category:
CPLDs
Description:
CPLD MachXO2 Family 2.5V/3.3V 100Pin TQFP Tray
Updated Time: 2023/01/13 02:07:44 (UTC + 8)

LCMXO2 CPLDs Datasheet PDF

LCMXO2 Datasheet PDF CPLDs

122 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 100Pin TQFP Tray
122 Pages
Lattice Semiconductor
Field Programmable Gate Array, 133MHz, 1280-Cell, CMOS, PBGA256, 17 X 17MM, 1MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, FTBGA-256
122 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 144Pin TQFP Tray
122 Pages
Lattice Semiconductor
Flash PLD, 7.36ns, CMOS, PQFP100, 14 X 14MM, 0.5MM, HALOGEN FREE AND ROHS COMPLIANT, TQFP-100
122 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 132Pin CSBGA Tray
122 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 100Pin TQFP Tray
122 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 132Pin CSBGA Tray
116 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 144Pin TQFP Tray
116 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 144Pin TQFP Tray
116 Pages
Lattice Semiconductor
LCMXO2-1200ZE-1TG100C, CPLD MachXO2 Flash 80 I/O, 10.21ns, ISP, 1.14 1.26V 100Pin TQFP
116 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 100Pin TQFP Tray
116 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 100Pin TQFP Tray
116 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 144Pin TQFP Tray
116 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 144Pin TQFP Tray
116 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 144Pin TQFP Tray
114 Pages
Lattice Semiconductor
CPLD MachXO2 Family 2.5V/3.3V 256Pin FTBGA Tray

LCMXO2-1200HC-4TG100I - Lattice Semiconductor Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Frequency
269 MHz
Number of Pins
100 Pin
Supply Voltage (DC)
2.38V (min)
Case/Package
TQFP-100
show more

LCMXO2-1200HC-4TG100I - Lattice Semiconductor Function Overview

The LCMXO2-1200HC-4TG100I is an ultra low power instant-on non-volatile PLD with densities of 1280 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I²C controller and timer/counter. It features allow these devices to be used in low cost, high volume consumer and system applications. The MachXO2 devices are designed on a 65nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.
Flexible logic architecture
Ultra low power devices - Programmable low swing differential I/Os
Up to 240kB sysMEM™ embedded block RAM
Up to 54kB distributed RAM
Dedicated FIFO control logic
On-chip user flash memory - 100,000 write cycles
Pre-engineered source synchronous I/O - Dedicated gearing logic
High performance, flexible I/O buffer - On-chip differential termination
Flexible on-chip clocking - Eight primary clocks
Non-volatile, infinitely reconfigurable - Instant-on, powers up in microseconds
TransFR™ reconfiguration - In-field logic update while system operates
Enhanced system level support - On-chip oscillator with 5.5% accuracy
ESD sensitive device, take proper precaution while handling the device.
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts