Web Analytics
Part Datasheet Search > - > TPIC6C596 Datasheet PDF
Images are for reference

TPIC6C596 Datasheet PDF

Part Series:
TPIC6C596 Series
Category:
-
Description:
POWER LOGIC 8Bit SHIFT REGISTER
Updated Time: 2023/01/13 02:11:32 (UTC + 8)

TPIC6C596 Datasheet PDF -

30 Pages
TI
Automotive 8Bit Shift Register 16-SOIC -40℃ to 125℃
30 Pages
TI
TEXAS INSTRUMENTS TPIC6C596N Shift Register, Serial to Parallel, 1Element, 8Bit, DIP, 16Pins
30 Pages
TI
Shift Register Single 8Bit Serial to Serial/Parallel 16Pin TSSOP T/R
30 Pages
TI
TEXAS INSTRUMENTS TPIC6C596D Shift Register, Serial to Parallel, 1Element, 8Bit, SOIC, 16Pins
30 Pages
TI
TEXAS INSTRUMENTS TPIC6C596DG4 Shift Register, Serial to Parallel, 1Element, 8Bit, SOIC, 16Pins
30 Pages
TI
Shift Register Single 8Bit Serial to Serial/Parallel 16Pin TSSOP Tube
30 Pages
TI
POWER LOGIC 8Bit SHIFT REGISTER

TPIC6C596 - TI Function Overview

The TPIC6C596 device is a monolithic, medium-voltage, low-current, 8-bit shift register designed for use in systems that require relatively moderate load power such as LEDs. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other low-current or medium-voltage loads.
This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift register clear (CLR) is high. When CLR is low, all registers in the device are cleared. When output enable (G) is held high, all data in the output buffers is held low and all drain outputs are off. When G is held low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability.
The serial output (SER OUT) is clocked out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference.
Outputs are low-side, open-drain DMOS transistors with output ratings of 33 V and 100 mA continuous sink-current capability. Each output provides a 250-mA maximum current limit at TC = 25°C. The current limit decreases as the junction temperature increases for additional device protection. The device also provides up to 2500 V of ESD protection when tested using the human body model and the 200-V machine model.
The TPIC6C596 device is characterized for operation over the operating case temperature range of –40°C to 125°C.
Low RDS(on), 7 &3937; (Typical)
Avalanche Energy, 30 mJ
Eight Power DMOS Transistor Outputs
of 100-mA Continuous Current
250-mA Current Limit Capability
ESD Protection, 2500 V
Output Clamp Voltage, 33 V
Enhanced Cascading for Multiple Stages
All Registers Cleared With Single Input
Low Power Consumption
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts