Web Analytics
Part Datasheet Search > - > 74LVC2G14 Datasheet PDF
Images are for reference

74LVC2G14 Datasheet PDF

Part Series:
74LVC2G14 Series
Category:
-
Description:
IC SCHMITT-TRIG DUAL INV 6TSSOP
Updated Time: 2023/01/13 02:13:44 (UTC + 8)

74LVC2G14 Datasheet PDF -

22 Pages
NXP
Inverter Schmitt Trigger 2Element CMOS 6Pin XSON T/R
22 Pages
NXP
Inverter Schmitt Trigger 2Element CMOS 6Pin XSON T/R
22 Pages
NXP
Inverter Schmitt Trigger 2Element CMOS 6Pin TSOP T/R
21 Pages
Nexperia
IC DUAL INV SCHMITT-TRIG 6TSOP
21 Pages
Nexperia
IC SCHMITT TRIGGER DUAL INV SC88
21 Pages
NXP
Inverter Schmitt Trigger 2Element CMOS 6Pin XSON T/R
21 Pages
NXP
IC LVC/LCX/Z SERIES, DUAL 1INPUT INVERT GATE, PDSO6, 1 X 1.45MM, 0.5MM HEIGHT, PLASTIC, MO-252, SOT-886, SON-6, Gate
21 Pages
NXP
NXP 74LVC2G14GF Inverter, Schmitt Trigger, 74LVC2G14, 1Input, 32mA, 1.65V to 5.5V, XSON-6
21 Pages
NXP
Inverter Schmitt Trigger 2Element CMOS 6Pin TSSOP T/R
21 Pages
Nexperia
IC DUAL INV SCHMITT-TRIG 6XSON
20 Pages
NXP
Dual inverting Schmitt trigger with 5V tolerant input
20 Pages
Philips
MSOP-6
19 Pages
Nexperia
IC SCHMITT TRIGGER DUAL INV SC74
15 Pages
Diodes
Inverter Schmitt Trigger 2Element CMOS 6Pin SOT-363 T/R
15 Pages
Diodes
Inverter Schmitt Trigger 2Element CMOS 6Pin SOT-26 T/R
15 Pages
Diodes
Inverter Schmitt Trigger 2Element CMOS 6Pin X2-DFN T/R

74LVC2G14GW,125 - Nexperia Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
6 Pin
Capacitance
3.5 pF
Case/Package
SC-70-6
Output Current
50 mA
show more

74LVC2G14GW,125 - Nexperia Function Overview

The 74LVC2G14GW is a dual Inverting Schmitt-trigger with 5V tolerant input. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device in a mixed 3.3V and 5V environment. Schmitt-trigger action at the inputs makes the circuit tolerant of slower input rise and fall time. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
5V Tolerant inputs for interfacing with 5V logic
High noise immunity
Complies with JEDEC standard - JESD8-7, JESD8-5 and JESD8-B/JESD36
ESD protection - HBM JESD22-A114F exceeds 2000V, MM JESD22-A115-A exceeds 200V
±24mA Output drive (VCC = 3V)
CMOS low power consumption
Latch-up performance exceeds 250mA
Direct interface with TTL levels
Unlimited rise and fall times
Input accepts voltages up to 5V
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts