Web Analytics
Part Datasheet Search > RAM Memory > CY6264 Datasheet PDF
Images are for reference

CY6264 Datasheet PDF

Part Series:
CY6264 Series
Category:
RAM Memory
Description:
CYPRESS SEMICONDUCTOR CY6264-70SNXC SRAM, 64Kbit, 8K x 8Bit, 4.5V to 5.5V, SOIC, 28Pins, 70ns
Updated Time: 2023/01/13 03:30:20 (UTC + 8)

CY6264 RAM Memory Datasheet PDF

#1
CY6264-70SNXC

CY6264-70SNXC

Datasheet PDF (16 Pages)
2.0
Cypress Semiconductor
#2
CY6264-55SNXI

CY6264-55SNXI

Datasheet PDF (16 Pages)
1.3
Cypress Semiconductor
#3
CY6264-55SNXIT

CY6264-55SNXIT

Datasheet PDF (16 Pages)
1.1
Cypress Semiconductor
#4
CY6264-70SNXCT

CY6264-70SNXCT

Datasheet PDF (16 Pages)
1.0
Cypress Semiconductor

CY6264 Datasheet PDF RAM Memory

16 Pages
Cypress Semiconductor
SRAM Chip Async Single 5V 64Kbit 8K x 8 70ns 28Pin SNC N Tube
16 Pages
Cypress Semiconductor
SRAM Chip Async Single 5V 64Kbit 8K x 8 70ns Automotive 28Pin SNC N T/R
16 Pages
Cypress Semiconductor
IC SRAM 64Kbit 55NS 28SOIC
16 Pages
Cypress Semiconductor
IC SRAM 64Kbit 55NS 28SOIC
9 Pages
Cypress Semiconductor
SRAM Chip Async Single 5V 64Kbit 8K x 8 70ns 28Pin SOIC W

CY6264-70SNXC - Cypress Semiconductor Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
28 Pin
Supply Voltage (DC)
5.00 V, 5.50 V (max)
Case/Package
SOIC-28
Supply Current
100 mA
show more

CY6264-70SNXC - Cypress Semiconductor Function Overview

The CY6264-70SNXC is a 8k high-performance CMOS static RAM organized as 8192 words by 8-bits. Easy memory expansion is provided by an active LOW chip enable, an active HIGH chip enable and active LOW output enable and 3-state drivers. Both devices have an automatic power-down feature reducing the power consumption by over 70% when deselected. An active LOW write enable signal controls the writing/reading operation of the memory. When CE1 and WE inputs are both LOW and CE2 is HIGH, data on the eight data input/output pins, is written into the memory location addressed by the address present on the address pins. Reading the device is accomplished by selecting the device and enabling the outputs, CE1 and OE active LOW, CE2 active HIGH, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.
CMOS for optimum speed/power
Easy memory expansion with CE1, CE2 and OE
TTL-compatible inputs and outputs
Automatic power-down when deselected
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts