74HC74PW,118 Datasheet PDF - NXP

●The 74HC74PW is a dual positive edge-trigger D-type Flip-flop with set and reset. It has individual data (nD), clock (nCP), set (nSD\\) and reset (nRD\\) inputs and complementary nQ and nQ\ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the low-to-high clock transition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clock input, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.

● Symmetrical output impedance

● Low power dissipation

● High noise immunity

● Balanced propagation delays

● Specified in Complies with JEDEC standard No. 7A

● CMOS Input levels