SN74HC74PWR Datasheet PDF - TI

●The SN74HC74PWR is a dual positive-edge-triggered D-type Flip-flop with clear and preset. This device contains two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE\\) or clear (CLR\\) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

● Outputs can drive up to 10 LSTTL loads

● 15ns Typical tpd

● Very low input current of 1µA

● ±4mA Output drive at 5V

● 40µA Maximum low power consumption