Web Analytics
Part Datasheet Search > Counters > CD4029 Datasheet PDF
Images are for reference

CD4029 Datasheet PDF

Part Series:
CD4029 Series
Category:
Counters
Description:
TEXAS INSTRUMENTS CD4029BE Binary / BCD Up / Down Counter, 11MHz, 3V to 18V, DIP-16
Updated Time: 2023/01/13 01:32:31 (UTC + 8)

CD4029 Datasheet PDF Counters

27 Pages
TI
Counter Single 4Bit Async Binary/Decade UP/Down 16Pin SOIC T/R
24 Pages
TI
TEXAS INSTRUMENTS CD4029BE Binary / BCD Up / Down Counter, 11MHz, 3V to 18V, DIP-16
18 Pages
TI
TEXAS INSTRUMENTS CD4029BM Binary / BCD Up / Down Counter, 11MHz, 3V to 18V, SOIC-16
18 Pages
TI
Counter Single 4Bit Async Binary/Decade UP/Down 16Pin TSSOP T/R
18 Pages
TI
Counter Single 4Bit Async Binary/Decade UP/Down 16Pin SOP T/R
18 Pages
TI
Counter Single 4Bit Async Binary/Decade UP/Down 16Pin PDIP Tube
18 Pages
TI
IC PRESET UP/DWN COUNTER 16-SOIC
18 Pages
TI
Counter Single 4Bit Async Binary/Decade UP/Down 16Pin SOP T/R
18 Pages
TI
4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4Bit BIDIRECTIONAL BINARY COUNTER, PDSO16, GREEN, PLASTIC, TSSOP-16
18 Pages
TI
IC PRESET UP/DWN COUNTER 16TSSOP
18 Pages
TI
IC PRESET UP/DWN COUNTER 16TSSOP
18 Pages
TI
IC PRESET UP/DWN COUNTER 16TSSOP
9 Pages
Fairchild
Ic Counter Dec Bin Preset 16-Dip
8 Pages
Fairchild
Counter Single 4Bit Async Binary/Decade UP/Down 16Pin SOIC W T/R
8 Pages
Fairchild
Counter ICs Binary/Decade Ctr
8 Pages
Fairchild
Counter ICs Binary/Decade Ctr

CD4029BE - TI Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Number of Pins
16 Pin
Supply Voltage (DC)
15.0 V, 18.0 V (max)
Case/Package
DIP-16
Number of Outputs
4 Output
show more

CD4029BE - TI Function Overview

The CD4029BE is a CMOS presettable Up/Down Counter consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single Clock, Carry-In (Clock Enable), Binary/Decade, Up/Down, Preset Enable and four individual JAN signals, Q1, Q2, Q3, Q4 and a carry out signal are provided as outputs. A high preset enable signal allows information on the jam inputs to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the preset-enable signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the carry-in and preset enable signals are low. Advancement is inhibited when the carry-in or preset enable signals are high. The CARRY-OUT signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the down mode provided the carry-in signal is low.
Medium-speed operation
Multi-package parallel clocking for synchronous high speed output
Preset Enable and individual Jam inputs provided
Binary or decade up/down counting
BCD outputs in decade mode
100% Tested for quiescent current at 20V
Standardized, symmetrical output characteristics
Maximum input current of 1µA at 18V
Green product
show more
Part Datasheet PDF Search
Loading...
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.

Relate Parts